



MS-7524 VER:0A

CPU:

Core2 Duo, Wolfdale, Kentsfield and Yorkfield processors in LGA775 Package.

System Chipset:

North Bridge - Intel Eagle Lake P45/G45
North Bridge - Intel ICH10

On Board Chipset:

Clock Gen - SLG8XP548
LPC Super I/O - Fintek F71882F
LAN - Intel82567
Audio Codec - ALC888
1394 Controller - JMB381
SATA Controller - JMB363

Main Memory:

DDR 2*4(Max4GB)

Expansion Slots:

PCI EXPRESS X16 SLOT *1
PCI EXPRESS X1 SLOT *1
PCI SLOT * 2

PWM:


Intersil ISL6333 (3 Phases)

Title	Page
Cover Sheet	1
Block Diagram	2
LGA775	3,4,5
Eaglelake - FSB, PCIE, DMI, VGA, MSIC	6, 8, 9
Eaglelake - Memory DDR2	7
Eaglelake - Power / GND	10, 11
ICH10 - PCI, USB, DMI, PCIE	12
ICH10 - Host, DMI, SATA, SPI, RTC, MSIC	13, 14
ICH10 - Power, GND	15
DDR2 Channel-A / Channel-B	16, 17
Clock Gen. - IDTCV184	18
SIO - F71882F, PS2	19, 20
SATA / FAN Control	21
LAN - Intel82567	22
Codec RTL888	23
PCIE x16 & x1	24
PCI Slot 1 & 2	25
JMB381	26
Marvell	27
USB Connectors	28
VGA & HDMI	29
System Power / ACPI	30
DDR2 / NB Core Power	31
ISL6333 3-Phases	32
ATX Connector / F_Panel	33
Manual & Option Parts	34
Power Delivery	35
Reset & Power OK Map	36
GPIO Setting / PCI Routing	37
Revise History	38
Intel Power Consumption	39


Block Diagram

Board Stack-up


(1080 Prepreg Considerations)




Single End 50ohm Top/Bottom : 4mils
 USB2.0 - 90ohm : 15/4.5/7.5/4.5/15
 SATA - 95ohm : 15/4/8/4/15
 LAN - 100ohm : 15/4/8/4/15
 PCIe - 95ohm : 15/4/8/4/15
 IEEE1394 - 110ohm : 15/4/9/4/15
 IDE : 15/4/8/4/15




CPU SIGNAL BLOCK



PULL HIGHT PULL DOWN




Thermal TRIP




CPU	CPU_GTLREF1_SEL	GTL VOLTAGE
KENTSFIELD FSB OVERCLOCKING	0	0.685 VTT
ALL OTHER CPUS	1	0.630 VTT

*GTLREF VOLTAGE SHOULD BE
 $0.67 * VTT = 0.8V$ (At $VTT=1.2V$)




PLACE AT CPU END OF ROUTE




VR Configuration	Iccmax	VR TDC	Dynamic Icc	RLL	TOB	Maximum VID
775_VR_CONFIG_04A	78 A	68 A	55 A	1.40 mV	+/-25 mV	1.4 V
775_VR_CONFIG_04B	119 A	101 A	95 A	1.00 mV	+/-19 mV	1.4 V
775_VR_CONFIG_05A	100 A	85 A	65 A	1.00 mV	+/-19 mV	1.4 V
775_VR_CONFIG_05B	125 A	115 A	95 A	1.00 mV	+/-19 mV	1.4 V
775_VR_CONFIG_06	75 A	60 A	50 A	1.00 mV	+/-19 mV	1.425 V


VTT_PWRGOOD





VTT_PWG SPEC :
 High > 0.9V
 Low < 0.3V
 Trise < 150ns



NB POWER














PGNT#[3:0] Internal Pull-up

PGNT#2 R444 X_1KR/2


PGNT#3 R449 X_1KR/2

```
HDA_SDOUT/HDA_SYNC strap PCI_E port
configuration_bit[1:0].Internal weak pull down.
00:1X/1X/1X/1X          11:0X/0X/4X
```








5VREF & 5VREF_SUS Sequencing Circuit




SB POWER



V_1P1_CORE 2.3A
V_1P5_ICH 2.45A
VCC3 0.6A




AC7, H17 & H18, AD8 spec TBD





MSI
Link to the Future
MICRO-START INT'L CO.,LTD.

File
MS-7524M1
Rev 0A


Date: Wednesday, January 02, 2008 Sheet 15 of 42




DDR2 Channel 1



DDR2 Channel 2




EMI Solution






Close to MH2






Close to MH5







Symbol	Description	Conditions	Min	Typ	Max	Unit
Idd_3.3V	Operating Supply Current, default configuration				250	mA
Idd_IO_3.3V	Differential I/O current, all output enabled		25		80	mA



F S	F S	F S	CPU (MHz)	SRC (MHz)	PCI (MHz)	REF (MHz)	DOT_96 (MHz)	USB (MHz)
C	B	A						
0	0	0	266.6	100.0	33.3	14.318	96.0	48.0
0	0	1	133.3	100.0	33.3	14.318	96.0	48.0
0	1	0	200.0	100.0	33.3	14.318	96.0	48.0
0	1	1	166.6	100.0	33.3	14.318	96.0	48.0
1	0	0	333.3	100.0	33.3	14.318	96.0	48.0
1	0	1	100.0	100.0	33.3	14.318	96.0	48.0
1	1	0	400.0	100.0	33.3	14.318	96.0	48.0
1	1	1	Reserved					



```
0 = Pin 38/39 as SRC_8
1 = Pin 38/39 as CPU_ITP

0 = Pin 29/30 as CPU_STOP#/PCI_STOP#
1 = Pin 29/30 as SRC_5
```

AMT POWER












Table 3. CFG_1 and CFG_0 Configuration



CFG_1	CFG_0	Pin 17	Pin 18	Pin 21	Pin 22
Low	Low	25MHz_0_F	25MHz_1	SRC_2	SRC_2#
Mid	Low	SRC_1	SRC_1#	SRC_2	SRC_2#
High	Low	25MHz_0_F	24.576MHz	SRC_2	SRC_2#
Low	High	25MHz_0_F	25MHz_1	SATA	SATA#
Mid	High	SRC_1	SRC_1#	SATA	SATA#
High	High	25MHz_0_F	24.576MHz	SATA	SATA#





Front LCD (SERIAL PORT 2)




Thermal Resistor





EMI Solution





PS2 KEYBOARD & MOUSE CONNECTOR






 MSI <i>Link to the Future</i>				MICRO-START INT'L CO.,LTD.			
Title							
SATA / FAN Control							
Size C	Document Number						Rev 0A
	MS-7524M1						
Date:	Friday, January 04, 2006			Sheet	21	of	42

This means that VDDO must start ramping before AVDD and DVDD, but DVDD may reach its nominal operating range before AVDD and VDDO.



Giga-Lan
N58-22F0181-S42

Link Yellow
Active Blinking
1000 Orange
100 Green
10 None

19 
20 Yellow











Orange

21


22

Green


	ALC888	ALC888S
Del	c573	R938
	R441	




PCI Express X16 Slot



PCI Express X4 Slot (Share with PCI_E x1 Slots)



PCI SLOT 2 (PCI VER: 2.2 COMPLY)



VCC3 7.6A
VCC5 5A
+12V 0.5A
-12V 0.5A

```


IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

```

12 AD[31..0] << AD[31..0]

12 C_BE#[3..0] << C_BE#[3..0]



PCI SLOT 1 (PCI VER: 2.2 COMPLY)




```
IDSEL = AD17
MASTER = PREQ#1
PIRQ#B
```



```
IDSEL = AD19
MASTER = PREQ#3
PIRQ#C
```

PCI PULL-UP / DOWN RESISTORS








PCI SLOT DECOUPLING CAPACITORS






Parameter	Symbol	Min	Typ	Max	Units
Analog Power for PCIe Phy (1.5V)	I_{AVDDT}/I_{AVDDL}		65		mA
Analog Power for Crystal Oscillator, PLL, PCI	I_{VAA1}		25		mA
Analog Power for SATA Phy	I_{VAA2}		75		mA
Digital Core Power	I_{VDD}		170		mA
Digital I/O Power	I_{VDDIO}		30		mA



if the length of JMB-363 to IDE connector more than 4inch, that must stuff damping resistor.

NEAR CONNECTOR




	S0/S1	S3	S4/S5
USB	500mA	500mA	500mA
PS2	300mA	300mA	300mA




Front USB Connector

USB POWER FOR PORT 0,1

NEAR CONNECTOR




FRONT USB PORT 0,1





USB POWER FOR PORT 8,9

NEAR CONNECTOR




FRONT USB PORT 8,9








USB POWER FOR PORT 4,5

NEAR CONNECTOR





FRONT USB PORT 4,5







5V DIMM FOR DDR 9A




SB 1.5V 3.543A




1.2V 6A




PWROK DELAY 100ms




3VSB



1.2V Reference Power





```
Iripple=24.127*0.8*√(1.8/5)*√(1-1.8/5)/1=9.264768A
2.35*3*1.7=11.985A>9.264768A
```




VCC_DDR 25A






To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




V_1P1_CORE 26.5A






VTT_DDR 1.5A




Part Number Description	Rated voltage (VDC)	Rated Capacitance (μF)	tanδ	Leakage Current (μA)	ES R 100-300kHz at 20°C (mΩ)	Rated ripple current 100kHz at105°C (mA r.m.s.)
AP8C160E=471MJB58	16	470	0.10	1504	10	6100





ATX POWER CONNECTOR



Cap. for EMI & Power



LED (for Fintek 71882)




Optical Fiducial Marks-120



Optical Fiducial Marks-100



Mounting Holes



Simulation

